

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 08/12/2004

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/628,894	(	07/28/2003	Yi-Nan Chen	10112581	10112581 7425	
34283	7590	08/12/2004		EXAMINER		
QUINTER			PHAM, THANH V			
SANTA MO		RD FLOOR A 90404		ART UNIT	ART UNIT PAPER NUMBER	
				2823		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)						
	10/628,894	CHEN ET AL.						
Office Action Summary	Examiner	Art Unit	)					
	Thanh V Pham	2823	مهم					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence addre	ess					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply if NO period for reply is specified above, the maximum statutory period was a Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	of(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this comn D (35 U.S.C. § 133).	nunication.					
Status								
1) Responsive to communication(s) filed on 12/03	<u>//03</u> .							
2a) This action is <b>FINAL</b> . 2b) ⊠ This	action is non-final.							
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.						
Disposition of Claims								
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>1-20</u> is/are rejected.								
7) Claim(s) is/are objected to.	Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.							
Application Papers								
9) The specification is objected to by the Examine	r.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correcti								
11) ☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO	-152.					
Priority under 35 U.S.C. § 119								
12)⊠ Acknowledgment is made of a claim for foreign a)⊠ All b)□ Some * c)□ None of:		)-(d) or (f).						
<ul><li>1.  Certified copies of the priority documents</li><li>2.  Certified copies of the priority documents</li></ul>		ion No						
3. Copies of the certified copies of the prior	• •		ane					
application from the International Bureau	•		age					
* See the attached detailed Office action for a list	· · · · · · · · · · · · · · · · · · ·	ed.						
Attachment(s)								
1) Notice of References Cited (PTO-892)	4) Interview Summary							
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:		52)					

Art Unit: 2823

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Forster et al. US 6,455,369 B1 in combination with Wolf et al., Silicon Processing for the VLSI Era, Vol. 1.

Re claims 1,5 and 8-9 and 15 and 18, the Forster et al. reference discloses a first methods for fabricating a trench capacitor comprising: forming a trench in a substrate, fig. 1A; filling a lower portion of the trench with a conductive S5 layer surrounded by a doped layer S4, fig. 1D; forming a conformable silicon nitride S6 layer overlying the substrate and an inner surface of an upper portion of the trench to cover the conductive layer and the doped layer, fig. 1F; performing a heat treatment on the substrate to form a doping region S7 therein and around the doped layer, fig. 1G; anisotropically etching the silicon nitride layer to form a collar silicon nitride layer over the sidewall of the upper portion of the trench, col. 10, Il. 2-3; successively removing the conductive layer and the doped layer using the collar silicon nitride layer using the collar silicon nitride layer as a mask to expose the surface of the doping region, fig. 1H; forming a

Art Unit: 2823

conformable rugged polysilicon layer S8 in the lower portion of the bottle-shaped trench, fig. 1I; and filling the lower portion of the bottle-shaped trench with a first doped-polysilicon layer S11 to serve as a top plate, fig. 1N.

The first method of Forster et al. lacks the steps of partially oxidizing the exposed doping region to form a doped oxide region thereon and removing the doped oxide region to form a bottle-shaped trench. However, the third through fifth methods disclose, after removing the conductive S5, "the lower trench region is widened by means of a further etching step in order to enlarge the electrode surface, as is illustrate in FIG. 51", col. 13, lines 55-58, e.g. One of ordinary skill in the art would seek a way to further etching the lower trench region to enlarge the electrode surface as suggested by Forster et al.'s fifth method; and Wolf et al. provides a wet etching silicon dioxide with various hydrofluoric acid (re claims 5 and 15) (page 532) after recognizes the thermal processing includes rapid thermal processing (pages 56-58) (re claims 8 and 18), "the density of thermally grown fused silica is less than that of crystalline quartz" (page 200) and "diffusion in an oxidizing ambient can result in oxidation enhanced diffusion or oxidation retarded diffusion" (page 264). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to employ an oxidizing and etching steps of Wolf et al. in the combination of the first and fifth method of Foster et al. as the oxidizing and etch steps would be selected in accordance with the trench capacitor formation in order to enlarge the electrode surface as taught by Foster et al.

Application/Control Number: 10/628,894

Art Unit: 2823

Re claims 2 and 20, the Forster et al. reference discloses further performing a gas phase doping after the rugged polysilicon layer is formed, col. 10, lines 17-20.

Re claim 3, the Forster et al. reference discloses the conductive layer is a polysilicon layer, col. 9, line 56.

Re claims 4 and 14, the Forster et al. reference discloses the doped layer is an arsenic silicate glass layer, col. 9, line 54.

Re claims 6 and 16, the combination does not disclose the silicon nitride layer has a thickness of about 300-400 angstroms. Choice of about 300-400 angstroms for the silicon nitride to achieve particular device properties would have been a matter of routine optimization because a layer thickness are known to affect device properties and would depend on the desired device density on the finished wafer and the desired device characteristics. One of ordinary skill in the art would have been led to the recited thickness through routine experimentation to achieve the desired device density (MPEP 2144.05).

Re claims 7 and 17, the Forster et al. reference discloses "by means of baking, arsenic is then outdiffused from the arsenic glass layer S4 into the silicon substrate S1" (col. 9, lines 65-66) but not disclose the heat treatment is performed at about 900-1100 °C, the Wolf et al. reference discloses "dopants were diffused to the desired depths by subjecting to elevated temperatures (900-1200 °C)" (page 242). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the elevated temperature of Wolf et al. in the baking of Forster et al. as the temperature would be selected in

Art Unit: 2823

accordance with the trench capacitor formation in order to have a buried plate as taught by Foster et al.

Re claim 10, the Forster et al. reference further discloses removing the collar silicon nitride layer S6, fig. 1N; forming a collar silicon oxide layer S12 over the upper portion of the sidewall of the bottle-shaped trench; and successively filling the upper portion of the bottle-shaped trench with a second doped polysilicon layer and a third doped polysilicon layer, fig. 1O and col. 10, II. 35-62.

Re claim 11, the Forster et al. reference discloses the masking layer is composed of a pad oxide layer S2 and an overlying silicon nitride layer S3, fig. 1A.

Re claim 19, the Forster et al. reference discloses the capacitor dielectric layer comprises a silicon nitride layer S10, fig. 1L.

Re claim 12, the combination does not disclose forming a recess at the pad oxide layer and filling the recess with silicon nitride. The Ho et al. reference discloses before filling the trench further comprising the steps of: etching the pad oxide layer 20 to form a recess, fig. 1e; and filling the recess with silicon nitride 50 before further steps to form a trench capacitor, figs. 1g-1m.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply a further step of Ho et al. in the combination process as the nitride filling step at the pad oxide would be selected in order to enforce the nitride from pealing in accordance with the process of forming trench capacitor as taught by the combination.

Application/Control Number: 10/628,894 Page 6

Art Unit: 2823

## Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh V. Pham whose telephone number is 571-272-1866. The examiner can normally be reached on M-T (6:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

WP

TvP 08/04/04

> Supervisory Patent Examiner Technology Center 2800